Anticipatory I/O Management for Clustered Flash Translation Layer in NAND Flash Memory

ETRI Journal

关键词: continuity counter;    prefetch;    clustered hash table;    AFTL;    FTL;   

Others  :  1185616
DOI  :  10.4218/etrij.08.0108.0145

【 摘 要 】

Recently, NAND flash memory has emerged as a next generation storage device because it has several advantages, such as low power consumption, shock resistance, and so on. However, it is necessary to use a flash translation layer (FTL) to intermediate between NAND flash memory and conventional file systems because of the unique hardware characteristics of flash memory. This paper proposes a new clustered FTL (CFTL) that uses clustered hash tables and a two-level software cache technique. The CFTL can anticipate consecutive addresses from the host because the clustered hash table uses the locality of reference in a large address space. It also adaptively switches logical addresses to physical addresses in the flash memory by using block mapping, page mapping, and a two-level software cache technique. Furthermore, anticipatory I/O management using continuity counters and a prefetch scheme enables fast address translation. Experimental results show that the proposed address translation mechanism for CFTL provides better performance in address translation and memory space usage than the well-known NAND FTL (NFTL) and adaptive FTL (AFTL).

   

【 参考文献 】

• [1]J. Kim et al., "A Space Efficient Flash Translation Layer for CompactFlash Systems," IEEE Trans. Consumer Electronics, vol. 48, no. 2, May 2002, pp. 366-375.
• [2]S.L. Min and E.H. Nam, "Current Trends in Flash Memory Technology," 11th Asia and South Pacific Design Automation Conf., Yokohama, Japan, Jan. 2006.
• [3]CompactFlash Association, "CompactFlash Specification Revision 4.1," http://www.compactflash.org.
• [4]Samsung Electronics, "K9K8G08U1A", Data Sheet of NAND Flash Memory.
• [5]Samsung Electronics, "K9F1208U0C", Data Sheet of NAND Flash Memory.
• [6]C.H. Wu and T.W. Kuo, "An Adaptive Two-Level Management for the Flash Translation Layer in Embedded Systems," IEEE/ACM Int’l Conf. Computer Aided Design, San Jose, CA, Nov. 2006.
• [7]A. Kawaguchi, S. Nishioka, and H. Motoda, "A Flash-Memory Based File System," Proc. the USENIX Technical Conf., Jan. 1995.
• [8]Intel Corporation, Understanding the Flash Translation Layer (FTL) Specification.
• [9]Intel Corporation, Software Concerns of Implementing a Resident Flash Disk.
• [10]A. Ban, 1995. Flash file system. US patent 5,404,485. Filed March 8, 1993; Issued April 4, 1995; Assigned to M-Systems Flash Disk Pioneer Ltd., Tel Aviv, Israel.
• [11]A. Ban, 1999. Flash file system optimized for page-mode flash technologies. US patent 5,937,425. Filed October 16, 1997; Issued August 10, 1999; Assigned to M-Systems Flash Disk Pioneer Ltd., Tel Aviv, Israel.
• [12]M. Talluri, M.D. Hill, and Y.A. Khalidi, "A New Page Table for 64-bit Address Spaces," Proc. the 15th ACM Symp. Operating Systems Principles, Dec. 1995, pp. 184-200.
• [13]A. Silberschatz, P.B. Galvin, and G. Gagne, Operating System Concepts, 7th Edition, John Wiley & Sons, Inc., 2005, pp. 315-326.
• [14]MTD, "Memory Technology Device (MTD) subsystem for Linux," http://www.linux-mtd.infradead.org
• [15]K.-H. Park and D.-H. Kim, "A Clustered Flash Translation for Mass Storage CompactFlash Systems," IEEE Int’l Conf. Consumer Electronics, Jan 12-14 2008, Las Vegas, U.S.A.