High-Performance Low-Power FFT Cores

ETRI Journal

关键词: FFT;    Low power;   

Others  :  1185683
DOI  :  10.4218/etrij.08.0107.0189

【 摘 要 】

Recently, the power consumption of integrated circuits has been attracting increasing attention. Many techniques have been studied to improve the power efficiency of digital signal processing units such as fast Fourier transform (FFT) processors, which are popularly employed in both traditional research fields, such as satellite communications, and thriving consumer electronics, such as wireless communications. This paper presents solutions based on parallel architectures for high throughput and power efficient FFT cores. Different combinations of hybrid low-power techniques are exploited to reduce power consumption, such as multiplierless units which replace the complex multipliers in FFTs, low-power commutators based on an advanced interconnection, and parallel-pipelined architectures. A number of FFT cores are implemented and evaluated for their power/area performance. The results show that up to 38% and 55% power savings can be achieved by the proposed pipelined FFTs and parallel-pipelined FFTs respectively, compared to the conventional pipelined FFT processor architectures.

   

【 参考文献 】

• [1]S. He and M. Torkelson, "Design and Implementation of 1024-Point Pipeline FFT Processor," Custom Integrated Circuits Conference, Processing of the IEEE, May 1998, pp. 131-134.
• [2]M.B. Bevan, "A Low-Power, High-Performance, 1024-Point FFT Processor," IEEE Journal of Solid-State Circuit, vol. 34, no. 3, Mar. 1999, pp. 308-387.
• [3]L. Jia, Y. Gao, J. Isoaho, and H. Tenhunen, "A New VLSI-Oriented FFT Algorithm and Implementation," Proc. of Eleventh Annual IEEE Int
• [4]M. Hasan, T. Arslan, and J.S. Thompson, "A Novel Coefficient Ordering Based Low Power Pipelined Radix-4 FFT Processor for Wireless LAN Application," IEEE Trans. on Consumer Electronics, vol. 49, no. 1, Feb. 2003, pp. 128-134.
• [5]W. Li, Y. Ma, and L. Wanhammar, "Word Length Estimation for Memory Efficient Pipeline FFT/IFFT Processor," Int
• [6]S. Johansson, S. He, and P. Nilsson, "Wordlength Optimization of a Pipelined FFT Processor," 42nd Midwest Symp. on Circuits and Systems, vol. 1, 1999, pp. 501-503.
• [7]K. Stevens and B. Suter, "A Mathematical Approach to a Low Power FFT Architecture," IEEE Int
• [8]K. Maharatna, E. Grass, and U. Jagdhold, "A 64-Point Fourier Transform Chip for High-Speed Wireless LAN Application Using OFDM," IEEE Journal of Solid-State Circuit, vol. 39, no. 3, Mar. 2004.
• [9]W. Han, A.T. Erdogan T. Arslan, and M. Hasan, "A Novel Low Power Pipelined FFT Based on Subexpression Sharing for Wireless LAN Applications," IEEE Signal Processing Systems Workshop (SIPS), Oct. 2004, pp. 83-88.
• [10]W. Han, A.T. Erdogan, T. Arslan, and M. Hasan, "Low Power Commutator for Pipelined FFT Processors," IEEE Int
• [11]G. Bi and E.V. Jones, "A Pipelined FFT Processor for Word-Sequential Data," IEEE Trans. on Acoustic, Speech, and Signal Processing, vol. 37, no. 12, Dec. 1989, pp. 1982-1985.
• [12]K. Hwang, Computer Arithmetic: Principles, Architecture, and Design, John Wiley & Sons, Inc., 1979, pp. 149-151.
• [13]M. Hasan and T. Arslan, "A Triple-Port RAM-Based Low Power Commutator Architecture for a Pipelined FFT Processor," Proc. of the 2003 Int
• [14]M. Hasan, Low Power Techniques and Architectures for Multicarrier Wireless Receivers PhD thesis, University of Edinburgh, UK, 2003.