AE32000B: a Fully Synthesizable 32-Bit Embedded Microprocessor Core

ETRI Journal

关键词: SoC;    synthesizable core;    embedded microprocessor;    Integrated circuit;   

Others  :  1184745
DOI  :  10.4218/etrij.03.0303.0008

【 摘 要 】

In this paper, we introduce a fully synthesizable 32-bit embedded microprocessor core called the AE32000B. The AE32000B core is based on the extendable instruction set computer architecture, so it has high code density and a low memory access rate. In order to improve the performance of the core, we developed and adopted various design options, including the load extension register instruction (LERI) folding unit, a high performance multiply and accumulate (MAC) unit, various DSP units, and an efficient coprocessor interface. The instructions per cycle count of the Dhrystone 2.1 benchmark for the designed core is about 0.86. We verified the synthesizability and the area and time performances of our design using two CMOS standard cell libraries: a 0.35-μm library and a 0.18-μm library. With the 0.35-μm library, the core can be synthesized with about 47,000 gates and operate at 70 MHz or higher, while it can be synthesized with about 53,000 gates and operate at 120 MHz or higher with the 0.18-μm library.

   

【 参考文献 】

• [1]P. Rashinkar, P Paterson, and L. Singh, System-on-a-chip Verification: Methodology and Technique, Kluwer Academic Publishers, Boston, 2001.
• [2]M. Keating and P. Bricaud, Reuse Methodology Manual: For System-on-a-Chip Designs, 2nd ed., Kluwer Academic Publishers, Boston, 1999.
• [3]L. Gwennap, "Brainiacs, Speed Demons, and Farewell," Microprocessor Report, vol. 13, Issue 17, Dec. 1999.
• [4]H. Lee, P. Beckett, and B. Appelbe, "High-Performance Extendable Instruction Set Computing," Proc. of 6th ACSAC 2001, Jan. 2001, pp. 89-94.
• [5]H.C. Oh, H.G. Kim, H.S. Jung, J.W. Lee, B.J. Kim, J.Y. Jung, B.G. Min, J.Y. Lim, H. Lee, and K.H. Kwon, "AE32000: An Embedded Microprocessor Core," Proc. of 2nd AP-ASIC 2000, Aug. 2000, pp. 255-258.
• [6]Introduction to Thumb, ARM Ltd., http://www.arm.com/ Documentation/Overviews/Thumb_intro/.
• [7]K.D. Kissell, MIPS16: High-Density MIPS for the Embedded Market, MIPS Tech.. Inc., http://www.mips. com/Documentation/ MIPS16whitepaper.pdf.
• [8]L.T. Clark, E.J. Hoffman, J. Miller, M. Biyani, Y. Liao, S. Strazdus, M. Morrow, K.E. Verlarde, and M.A. Yarch, "An Embedded 32-b Microprocessor Core for Low-Power and High-Performance Applications," IEEE J. of Solid-State Circuits, vol. 36, no. 11, Nov.
• [9]Using Background Debug Mode for the M68HC12 Family, Motorola, http://www.motorola.com/.
• [10]SIPAC, Verilog Coding Guideline v1.0, http://www.sipac.org.
• [11]N. Dohm, C. Ramey, D. Brown, S. Hildbrandt, J. Huggins, M. Quinn, and S. Taylor, "Zen and the Art of Alpha Verification," Proc. of ICCD-98, Oct. 1998, pp. 111-117.
• [12]K.D. Maier, "C166S V2?A Single Cycle 16-Bit Microcontroller and DSP Core for Next Generation Systems on Chips," Proc. of 4th COOL Chips, Apr. 2001, pp. 79-93.
• [13]Synopsis, Version 2000.11, Synopsis Inc., Mountain View, CA, Nov. 2000.
• [14]J. Lee, J. Lee, M.H. Sunwoo, S. Moh, and S. Oh, "A DSP Architecture for High-Speed FFT in OFDM Systems," ETRI J., vol. 24 no. 5, Oct. 2002, pp. 391-397.