期刊论文详细信息
ETRI Journal
A Novel High Performance Architecture for H.264/AVC Deblocking Filtering
关键词: CMOS;    video architecture;    deblocking filter;    video decoder;    H264/AVC;   
Others  :  1185568
DOI  :  10.4218/etrij.07.0206.0234
PDF
【 摘 要 】

This letter presents an architecture based on a new double-filter strategy to perform the adaptive in-loop filtering process specified by the H.264/AVC standard. The proposed architecture shows considerable advantages, both in terms of hardware cost and latency, when compared with the approaches found in the most recent literature.

【 授权许可】

   

【 预 览 】
附件列表
Files Size Format View
20150520112417578.pdf 276KB PDF download
【 参考文献 】
  • [1]P. List, A. Joch, J. Lainema, G. Bjøntegaard, and M. Karczewicz, "Adaptive Deblocking Filter," IEEE Trans. on Circuits and Systems for Video Techn., vol. 13, no. 7, July 2003, pp. 614-619.
  • [2]S.M. Park, M. Lee, S. Kim, K.-S. Shin, I. Kim, H. Cho, H. Jung, and D. Lee, "VLSI Implementation of H.264 Video Decoder for Mobile Multimedia Application," ETRI J., vol. 28, no. 4, Aug. 2006, pp. 525-528.
  • [3]J.H. Han, M.Y. Lee, Y. Bae, and H. Cho, "Application Specific Processor Design for H.264 Decoder with a Configurable Embedded Processor," ETRI J., vol. 27, no. 5, Oct. 2005, pp. 491-496.
  • [4]H.264/AVC Reference Software, http://iphome.hhi.de/suehring/tml/ index.htm.
  • [5]S.-Y. Shih, C.-R. Chang, and Y.-L. Lin, "A Near Optimal Deblocking Filter for H.264 Advanced Video Coding," Asia and South Pacific Conf. on Design Automation, 2006, pp. 170-175.
  • [6]C.-C. Cheng and T.-S. Chang, "An Hardware Efficient Deblocking Filter for H.264/AVC," IEEE Int. Conf. on Consumer Electronics, 2005, pp. 235-236.
  • [7]S.-C. Chang, W.-H. Peng, S.-H. Wang, and T. Chiang, "A Platform Based Bus-Interleaved Architecture for Deblocking Filter in H.264/MPEG-4 AVC," IEEE Trans. on Consumer Electronics, vol. 51, no. 1, 2005, pp. 249-255.
  • [8]L. Li, S. Goto, and T. Ikenaga, "A Highly Parallel Architecture for Deblocking Filter in H.264/AVC," IEICE Trans. on Information and Systems, vol. E88-D, no. 7, 2005, pp. 1623-1629.
  • [9]G. Zheng and L. Yu, "An Efficient Architecture Design for Deblocking Loop Filter," Picture Coding Symposium, 2004.
  • [10]T.-M. Liu, W.-P. Lee, T.-A. Lin, and C.-Y. Lee, "A Memory-Efficient Deblocking Filter for H.264/AVC Video Coding," IEEE Int. Symp. on Circuits and Systems, vol. 3, 2005, pp. 2140-2143.
  文献评价指标  
  下载次数:7次 浏览次数:20次