AC Modeling of the ggNMOS ESD Protection Device

ETRI Journal

关键词: LNA;    ggNMOS;    equivalent circuit;    AC modeling;    ESD;   

Others  :  1185241
DOI  :  10.4218/etrij.05.0104.0196

【 摘 要 】

From AC analysis results utilizing a 2-dimensional device simulator, we extracted an AC-equivalent circuit of a grounded-gate NMOS (ggNMOS) electrostatic discharge (ESD) protection device. The extracted equivalent circuit is utilized to analyze the effects of the parasitics in a ggNMOS protection device on the characteristics of a low noise amplifier (LNA). We have shown that the effects of the parasitics can appear exaggerated for an impedance matching aspect and that the noise contribution of the parasitic resistances cannot be counted if the ggNMOS protection device is modeled by a single capacitor, as in prior publications. We have confirmed that the major changes in the characteristics of an LNA when connecting an NMOS protection device at the input are reduction of the power gain and degradation of the noise performance. We have also shown that the performance degradation worsens as the substrate resistance is reduced, which could not be detected if a single capacitor model is used.

   

【 参考文献 】

• [1]P. Leroux and M. Steyaert, "High-Performance 5.2GHz LNA with On-Chip Inductor to Provide ESD Protection," Electronics Lett., vol. 37, Mar. 2001, pp. 467-469.
• [2]M.-D. Ker, T.-Y, Chen, C.-Y. Wu, and H.-H. Chang, "ESD Protection Design on Analog Pin with Very Low Input Capacitance for High-Frequency or Current-Mode Applications," IEEE J. Solid-state Circuits, vol. 36, Aug. 2000, pp. 1104-1199.
• [3]B. Kleveland, T.J. Maloney, I. Morgan, L. Madden, T.H. Lee, and S.S. Wong, "Distributed ESD Protection fro High-Speed Integrated Circuits," IEEE Electron Devices Lett., vol. 21, Aug. 2000, pp. 390-392.
• [4]H. Feng, K. Gong, and A.Z. Wang, "A Comparison Study of ESD Protection fro RF IC’s: Performance vs. Parasitics," IEEE MTT-S Digest, 2000, pp. 143-146.
• [5]S. Hyvonen, S. Joshi, and E. Rosenbaum, "Cancellation Technique to Provide ESD Protection for Multi-GHz RF Inputs," Electronic Lett., vol. 39, issue 3, Feb. 2003, pp. 284-286.
• [6]J.-Y, Choi, W.S, Yang, D. Kim, and Y. Kim, "Thyristor Input-Protection Device Suitable for CMOS RF IC’s," Analog Integrated Circuits and Signal Processing, vol. 43, no. 1, Apr. 2005, pp. 5-14.
• [7]J. Li, S. Joshi, and E. Rosenbaum, "A Verilog-A Compact Model for ESD Protection NMOSTs," Proc. of the 2003 Custom Integrated Circuits Conf., Sept. 2003, pp. 253-256.
• [8]V. Chandrasekhar and K. Mayaram, "Analysis of CMOS RF LNAs with ESD Protection," Proc. of the 2002 IEEE Int’l Symp. on Circuits and Systems, vol. 4, May 2002, pp. IV-799 - IV-802.
• [9]S. Sridharan, G. Nayak, and? P.R. Mukund, "LNA Design Optimization with Reference to ESD Protection Circuitry," Proc. of the 2003 IEEE Int’l Symp. on Circuits and Systems, vol. 1, May 2003, pp. I-203 - I-208.
• [10]S. Aur, A. Chatterjee, and T. Polgreen, "Hot-Carrier Reliability and ESD Latent Damage," IEEE Trans. Electron Devices, vol. 35, Dec. 1988, pp. 2189-2193.
• [11]ATLAS Ⅱ Framework, Version 5.0.0.R, Silvaco International, 1999.
• [12]S. Lee, C.S. Kim, and H.K. Yu, "A Small-Signal RF Model and Its Parameter Extraction for Substrate Effects in RF MOSFETs," IEEE Trans. Electron Devices, vol. 48, July 2001, pp. 1374-1379.
• [13]J.-J. Ou, X. Jin, I. Ma, C. Hu, and P.R. Gray, "CMOS RF Modeling for GHz Communication IC’s," 1998 Symp. of VLSI Technology, Digest of Technical Papers, June 1998, pp. 94-95.
• [14]T.H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, New York: Cambridge University Press, 1998.
• [15]B. Razavi, Design of Analog CMOS Integrated Circuits, New York: McGraw-Hill, 2000.