Test Scheduling of NoC-Based SoCs Using Multiple Test Clocks

ETRI Journal

关键词: network-based TAM;    rectangle packing;    test scheduling;    NoC test;   

Others  :  1185385
DOI  :  10.4218/etrij.06.0105.0254

【 摘 要 】

Network-on-chip (NoC) is an emerging design paradigm intended to cope with future systems-on-chips (SoCs) containing numerous built-in cores. Since NoCs have some outstanding features regarding design complexity, timing, scalability, power dissipation and so on, widespread interest in this novel paradigm is likely to grow. The test strategy is a significant factor in the practicality and feasibility of NoC-based SoCs. Among the existing test issues for NoC-based SoCs, test access mechanism architecture and test scheduling particularly dominate the overall test performance. In this paper, we propose an efficient NoC-based SoC test scheduling algorithm based on a rectangle packing approach used for current SoC tests. In order to adopt the rectangle packing solution, we designed specific methods and configurations for testing NoC-based SoCs, such as test packet routing, test pattern generation, and absorption. Furthermore, we extended and improved the proposed algorithm using multiple test clocks. Experimental results using some ITC'02 benchmark circuits show that the proposed algorithm can reduce the overall test time by up to 55%, and 20% on average compared with previous works. In addition, the computation time of the algorithm is less than one second in most cases. Consequently, we expect the proposed scheduling algorithm to be a promising and competitive method for testing NoC-based SoCs.

   

【 参考文献 】

• [1]L. Benini and G. D. Micheli, "Networks on Chips: A New SoC Paradigm," IEEE Computer, vol 35, Jan. 2002, pp. 70-78.
• [2]A. Ivanov and G. D. Micheli, "The Network-on-Chip Paradigm in Practice and Research," IEEE Design and Test of Computers, Sep.-Oct. 2005, pp. 399-403.
• [3]P. Guerrier and A. Greiner, "A Generic Architecture for On-Chip Packet-Switched Interconnections," Proc. DATE, Mar. 2000, pp. 250-256.
• [4]B. Vermeulen, J. Dielissen, K. Goossens, and C. Ciordas, "Bringing Communication Networks on a Chip: Test and Verification Implications," IEEE Commun. Magazine, vol. 41, Sep. 2003, pp. 74-81.
• [5]K. Chakrabarty, "Test Scheduling for Core-Based Systems Using Mixed-Integer Linear Programming," IEEE Trans. on CAD, Oct. 2000, pp. 1163-1174.
• [6]Y. Huang, W.-T. Cheng, C.-C. Tsai, N. Mukherjee, O. Samman, Y. Zaidan, and S. M. Reddy, "Resource Allocation and Test Scheduling for Concurrent Test of Core-Based SOC Design," Proc. ATS, 2001, pp. 265-270.
• [7]V. Iyengar, K. Chakrabarty, and E. J. Marinissen, "On Using Rectangle Packing for SOC Wrapper/TAM Co-optimization," Proc. VTS, 2002, pp.253-258.
• [8]Y. Huang, S. M. Reddy, W.-T. Cheng, P. Reuter, N. Mukherjee, C.-C. Tsai, O. Samman, and Y. Zaidan, "Optimal Core Wrapper Width Selection and SOC Test Scheduling Based on 3-D Bin Packing Algorithm," Proc. ITC, 2002, pp. 74-82.
• [9]V. Iyengar, K. Chakrabarty, and E. J. Marinissen, "Wrapper/TAM Co-optimization, Constraint-Driven Test Scheduling, and Test Data Volume Reduction for SOCs," Proc. DAC, 2002, pp. 685-690.
• [10]E. Larsson and Z. Peng, "A Reconfigurable Power-Conscious Core Wrapper and its Application to SOC Test Scheduling," Proc. ITC, Sep. 2003, pp. 1135-1144.
• [11]S. Koranne and V. Iyengar, "On the Use of k-tuples for SoC Test Schedule Representation," Proc. ITC, 2002, pp. 539-548.
• [12]W. Zou, S. R. Reddy, I. Pomeranz, and Y. Huang, "SOC Test Scheduling Using Simulated Annealing," Proc. VTS, Apr. 2003, pp. 325-330.
• [13]Y. Xia, M. Chrzanowska-Jeske, B. Wang, and M. Jeske, "Using a Distributed Rectangle Bin-Packing Approach for Core-based SoC Test Scheduling with Power Constraints," Proc. ICCAD, Nov. 2003, pp. 100-105.
• [14]J. Im, S. Chun, G. Kim, J.-H. Ahn, and S. Kang, "RAIN (RAndom INsertion) Scheduling Algorithm for SoC Test," Proc. ATS, Nov. 2004, pp 242-247.
• [15]P. P. Pande, G. D. Micheli, C. Grecu, A. Ivanov, and R. Saleh, "Design, Synthesis, and Test of Networks on Chips," IEEE Design and Test of Computers, Sep.-Oct. 2005, pp. 404-413.
• [16]M. Nahvi and A. Ivanov, "Indirect Test Architecture for SoC Testing," IEEE Trans. on CAD, vol. 23, no. 7, July 2004, pp. 1128-1142.
• [17]E. Cota, M. Kreutz, C. A. Zeferino, L. Carro, M. Lubaszewski, and A. Susin, "The Impact of NoC Reuse on the Testing of Core-based Systems," Proc. VTS, Apr. 2003, pp. 128-133.
• [18]E. Cota, L. Carro, F. Wagner, and M. Lubaszewski, "Power-Aware NoC Reuse on the Testing of Core-Based Systems," Proc. ITC, vol. 1, Sep. 2003, pp. 612-621.
• [19]A. M. Amory, E. Cota, F. Wagner, L. Carro, M. Lubaszewski, and F. G. Moraes, "Reducing Test Time with Processor Reuse in Network-on-Chip Based System," Proc. SBCCI ‘04, Sep. 2004, pp. 111-116.
• [20]C. Liu, E. Cota, H. Sharif, and D. K. Pradhan, "Test Scheduling for Network-on-Chip with BIST and Precedence Constraints," Proc. ITC, Oct. 2004, pp. 1369-1378.
• [21]C. Liu, V. Iyengar, J. Shi, and E. Cota, "Power-Aware Test Scheduling in Network-on-Chip Using Variable-Rate On-Chip Clocking," Proc. VTS, May 2005, pp. 349-354.
• [22]J. Duato, Interconnection Networks: An Engineering Approach, Morgan Kaufmann Publishers, San Francisco, CA, USA, 2003.
• [23]E. J. Marinissen, V. Iyengar, and K. Chakrabarty, ITC’02 SoC Test Benchmarks, http://www.hitech-projects.com/itc02socbenchm