A Low Power 16-bit RISC Microprocessor Using ECRL Circuits

ETRI Journal

关键词: ALU;    latch;    microprocessor;    ECRL;    low power;    low energy;    Adiabatic circuit;   

Others  :  1184914
DOI  :  10.4218/etrij.04.0804.0003

【 摘 要 】

This paper presents a low power 16-bit adiabatic reduced instruction set computer (RISC) microprocessor with efficient charge recovery logic (ECRL) registers. The processor consists of registers, a control block, a register file, a program counter, and an arithmetic and logical unit (ALU). Adiabatic circuits based on ECRL are designed using a 0.35 μm CMOS technology. An adiabatic latch based on ECRL is proposed for signal interfaces for the first time, and an efficient four-phase supply clock generator is designed to provide power for the adiabatic processor. A static CMOS processor with the same architecture is designed to compare the energy consumption of adiabatic and non-adiabatic microprocessors. Simulation results show that the power consumption of the adiabatic microprocessor is about 1/3 compared to that of the static CMOS microprocessor.

   

【 参考文献 】

• [1]J.S. Denker, "A Review of Adiabatic Computing," IEEE Symp. Low Power Electronics,?1994, pp. 94-97.
• [2]A. Kramer, J.S. Denker, S.C. Avery, A.G. Dickinson, and T.R. Wik, "Adiabatic Computing with the 2N-2N2D Logic Family," Symp. VLSI Circuits Dig. of Tech. Papers, 1994, pp. 25-26.
• [3]R.T. Hinman and M.F. Schlecht, "Power Dissipation Measurements on Recovered Energy Logic," Symp. VLSI Circuits, 1994, pp. 19-20.
• [4]A.G. Dickinson and J.S. Denker, "Adiabatic Dynamic Logic," IEEE J. Solid State Circuits, vol. 30, 1995, pp. 311-315.
• [5]C.W. Kim, S.M. Yoo, and M.S. Kang, "Low-Power Adiabatic Computing with NMOS Energy Recovery Logic," Electric Lett., vol. 36, no. 16, 2000, pp. 1349-1350.
• [6]H. Mahmoodi-Meinnand, A. Afzali-Kusha, and M. Nourani, "Adiabatic Carry Look-Ahead Adder with Efficient Power Clock Generator," IEEE Proc., vol. 148, 2001, pp. 229-234.
• [7]L. Varga, F. Kovacs, and G. Hosszu, "An Efficient Adiabatic Charge-Recovery Logic," IEEE proc. southeastcon, 2001, pp. 17-20.
• [8]Y. Moon and D.K. Jeong, "An Efficient Charge Recovery Logic Circuit," IEEE J. Solid State Circuits, vol. 31, no. 4, 1996, pp. 514-522.
• [9]R. Brent and H.T. Kung, "A Regular Layout for Parallel Adders," IEEE trans. Computers, vol. C-31, no. 3, 1982, pp. 260-264.
• [10]Jan M, Rabaey, Digital Integrated Circuits, Prentice Hall, 1996, pp. 359-362, p. 209.
• [11]Joonho Lim, Kipaek kwon, and Soo-Ik Chae, "Reversible Energy Recovery Logic Circuit without Non-adiabatic Energy Loss," Electronics Lett., vol. 34, Issue. 4, 1998, pp. 344-346.
• [12]H.S. Lee, I.H. Na, C. Leem, and Y. Moon, "A 16-Bit Adiabatic Macro Blocks with Supply Clock Generator for Micro-Power RISC Datapath," ITC-CSCC 2002, 2002, pp. 1563-1566.
• [13]Hyun-Gyu Kim, Dae-Young Jung, Hyun-Sup Jung, Young-Min Chio, Jung-Su Han, Byung-Gueon Min, and Hyeong-Cheol Oh, "AE32000B: a Fully Synthesizable 32-Bit Embedded Microprocessor Core," ETRI J., vol. 25, no. 5, 2003, pp. 337-344.
• [14]Kyoung Park, Sung-Hoon Choi, Yongwha Chung, Woo-Jong Hahn, and Suk-Han Yoon, "On-chip Multiprocessor with Simultaneous Multithreading," ETRI J., vol. 22, no. 4, 2000, pp. 13-24.