An Effective Test and Diagnosis Algorithm for Dual-Port Memories

ETRI Journal

关键词: fault primitive;    fault dictionary;    fault model;    fault classification;    diagnosis;    test algorithm;    Dual-port memories;   

Others  :  1185658
DOI  :  10.4218/etrij.08.0107.0348

【 摘 要 】

This paper proposes a test algorithm that can detect and diagnose all the faults occurring in dual-port memories that can be accessed simultaneously through two ports. In this paper, we develop a new diagnosis algorithm that classifies faults in detail when they are detected while the test process is being developed. The algorithm is particularly efficient because it uses information that can be obtained by test results as well as results using an additional diagnosis pattern. The algorithm can also diagnose various fault models for dual-port memories.

   

【 参考文献 】

• [1]S.J. Wang and C.J. Wei, "Efficient Built-in Self-Test Algorithm for Memory," Proc. of IEEE Asian Test Symposium, 2000, pp. 66-70.
• [2]S. Bahl and B. Singh, "A Novel Method for Silicon Configurable Test Flow and Algorithms for Testing, Debugging and Characterizing Different Types of Embedded Memories through a Shared Controller," Proc. of IEEE Memory Technology, Design, and Testing, 200
• [3]W. Ji et al., "Multi-port Memory Design Methodology Based on Block Read and Write," Proc.s of IEEE Int
• [4]C.F. Wu et al., "Simulation-Based Test Algorithm Generation and Port Scheduling for Multi-port Memories," Proc. IEEE Design Automation Conference, 2001, pp. 301-306.
• [5]A. Benso et al., "Automatic March Tests Generation for Multi-port SRAMs," Proc. IEEE Electronic Design, Test, and Applications, 2006, pp. 385-392.
• [6]Y.K. Park et al., "An Efficiency Testing Algorithm for Realistic Faults in Dual Port Memories," Trans. the Korean Institute of Electrical Engineers, 2007, pp. 72-85.
• [7]S. Hamdioui and A.J. Van de Goor, "Thorough Testing of Any Multiport Memory with Linear Tests," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 21, 2002, pp. 217-231.
• [8]T.J. Bergfeld, D. Niggemeyer, and E.M. Rudnick, "Diagnostic Testing of Embedded Memories Using BIST," Proc. IEEE Design Automation and Test in Europe Conference, 2000, pp. 305-309.
• [9]C.W. Wang et al., "A Built-in Self-Test and Self-Diagnosis Scheme for Embedded SRAM," Proc. IEEE the Ninth Asian Test Symposium, 2000, pp. 45-50.
• [10]J.F. Li et al., "March-Based RAM Diagnosis Algorithms for Stuck-at and Coupling Faults," Proc. IEEE Int
• [11]V.A. Vardanian and Y. Zorian, "A March-Based Fault Location Algorithm for Static Random Access Memories," Proc. IEEE Inte
• [12]H.W. Park and S.H. Kang, "A Diagnosis Algorithm for Dual-Port Memories," Trans. the Korean Institute of Electrical Engineers, 2001, pp. 192-200.