The LHCb Data Acquisition and High Level Trigger Processing Architecture

21st International Conference on Computing in High Energy and Nuclear Physics

物理学;计算机科学

Frank, M.^1 ; Gaspar, C.^1 ; Jost, B.^1 ; Neufeld, N.^1

CERN, Geneva

1211-23, Switzerland^1

关键词: Buffering capabilities;    Event selection;    Hardware trigger;    High-level triggers;    Particle bunches;    Physical nodes;    Storage spaces;    Trigger algorithms;   

Others  :  https://iopscience.iop.org/article/10.1088/1742-6596/664/8/082011/pdf
DOI  :  10.1088/1742-6596/664/8/082011

学科分类：计算机科学（综合）

来源: IOP

【 摘 要 】

The LHCb experiment at the LHC accelerator at CERN collects collisions of particle bunches at 40 MHz. After a first level of hardware trigger with an output rate of 1 MHz, the physically interesting collisions are selected by running dedicated trigger algorithms in the High Level Trigger (HLT) computing farm. This farm consists of up to roughly 25000 CPU cores in roughly 1750 physical nodes each equipped with up to 4 TB local storage space. This work describes the LHCb online system with an emphasis on the developments implemented during the current long shutdown (LS1). We will elaborate the architecture to treble the available CPU power of the HLT farm and the technicalities to determine and verify precise calibration and alignment constants which are fed to the HLT event selection procedure. We will describe how the constants are fed into a two stage HLT event selection facility using extensively the local disk buffering capabilities on the worker nodes. With the installed disk buffers, the CPU resources can be used during periods of up to ten days without beams. These periods in the past accounted to more than 70% of the total time.